

FileEditFlowToolsReportsWindowLayoutViewHelp

Q: Quick Access

Implementation Complete

Default Layout

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Run Linter

Open Elaborated Design

Report Methodology

Report DRC

Report Noise

Schematic

Open Dataflow Design

SYNTHESIS

Run Synthesis

ELABORATED DESIGN - xc7k70tfbv676-1

SourcesNetlist

traffic_light

Nets (35)

Leaf Cells (20)

Properties

Select an object to see properties

Project SummarySchematic

traffic_light.vtraffic_light_tb.v

18 Cells5 I/O Ports35 Nets

Tcl ConsoleMessagesLogReportsDesign Runs

synth_1

constrs_1

synth_design Complete!

NA

NA

NA

NA

NA

NA

0.532

7 CW

0

11

7

0

0

0

8/21

impl_1

constrs_1

route_design Complete!

NA

NA

NA

NA

NA

NA

0.532

7 CW

0

11

7

0

0

0

8/21

35°C Mostly sunny

Search

21-08-2026 14:27

ENG IN

37%

SIMULATION - Behavioral Simulation - Functional - sim_1 - tb

Scope x Sources

- | Name | Design Unit | Block Type |
|--|---------------|----------------|
|  tb | tb | Verilog Module |
|  uut | traffic_light | Verilog Module |
|  glbl | glbl | Verilog Module |

T-1 Concepts	Messages	Log	Security
--------------	----------	-----	----------

- Launch simulations Time (s): run = 0

[Fri Aug 21 14:24:04 2026] Launched

- Run output will be captured here: C:


Name	Value	Data Type
clk	1	Logic
reset	0	Logic
red	1	Logic
yellow	0	Logic
green	0	Logic

traffic_light.v x traffic_light_tb.v x **Untitled 2** x

The screenshot shows the Logic Analyzer interface. On the left, a table lists the signals and their current values:

Name	Value
clk	1
reset	0
red	1
yellow	0
green	0

On the right, a timing diagram shows the waveforms for these signals. The horizontal axis represents time in nanoseconds (ns), with markers at 0.000 ns and 50.000 ns. The 'clk' signal is a periodic square wave. The 'reset' signal is a single pulse at the beginning. The 'red', 'yellow', and 'green' signals are all low (0) until the 'reset' pulse, after which they change to high (1) and remain high.



Tcl Console × Messages Log Reports

```

launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2489.895 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Fri Aug 21 14:24:04 2026] Launched impl_1...
Run output will be captured here: C:/Users/mukes/project 34/project 34.runs/impl_1/runme.log

```

Type a Tcl command here

Sim Time: 210 ns